MIPI Controller

MIPI CSI-2 & MIPI DSI-2 Controller IP

M31’s MIPI CSI-2 and DSI-2 Controller IP solutions provide high-bandwidth connectivity for image sensors, displays, and next-generation embedded systems.

These silicon-proven controller IPs are optimized for high performance, low power consumption, and compact area efficiency, enabling rapid integration into SoC, ASIC, and FPGA designs.

Complete MIPI Subsystem Solution

M31 delivers a complete MIPI subsystem solution by combining its silicon-proven MIPI PHY portfolio with advanced MIPI CSI-2 and DSI-2 Controller technologies.

This integrated offering enables customers to source both MIPI PHY and Controller IP from a single partner, reducing integration complexity, minimizing interoperability and verification risks, and accelerating SoC development schedules.

MIPI Controlloer Product Detail

For detailed specifications, architecture information, and supported configurations, please refer to the Rambus product pages:

rambus.com/interface-ip/mipi/

Get Your MIPI Controller IP

Contact M31 for inquiries and technical consultation.

  • MIPI CSI-2 Controller
  • MIPI DSI-2 Controller
  • Fully CSI-2 standard compliant
  • 32, 64 and 128-bit core widths
  • Transmit and Receive versions
  • Supports 1-8, 9.0+ Gbps D-PHY data lanes
  • Supports 1-4, 6.0+ Gsym/s C-PHY lane (trio)
  • Supports all data types
  • Easy-to-use pixel-based interface
  • Optional video interface
  • Enhanced features available: LRTE, USL, D-PHY ECM
  • Delivered fully integrated and verified with target MIPI PHY
  • Complete FPGA-based demonstration system available
  • Optional ASIL-B Ready safety deliverables
  • Fully DSI-2/DSI standard compliant
  • 32 and 64-bit core widths
  • Host (Tx) and Peripheral (Rx) versions
  • Supports 1-4, 9.0+ Gbps D-PHY data lanes
  • Supports 1-4, 6.0+ Gsym/s C-PHY lane (trio)
  • Supports all data types
  • Easy-to-use native interface
  • Optional video interface
  • Enhanced features available: VHM, ARP, EVFP, VRR
  • Delivered fully integrated and verified with target MIPI PHY
  • Complete FPGA-based demonstration system available
  • Optional ASIL-B Ready safety deliverables
Back to list